A Unique Fault-tolerant Design for Flying Capacitor Multilevel Inverters by Kou, X. et al.
Missouri University of Science and Technology 
Scholars' Mine 
Electrical and Computer Engineering Faculty 
Research & Creative Works Electrical and Computer Engineering 
01 Jan 2003 




Missouri University of Science and Technology 
Yakov L. Familiant 
Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork 
 Part of the Electrical and Computer Engineering Commons 
Recommended Citation 
X. Kou et al., "A Unique Fault-tolerant Design for Flying Capacitor Multilevel Inverters," Proceedings of the 
IEEE International Electric Machines and Drives Conference, 2003. IEMDC'03, Institute of Electrical and 
Electronics Engineers (IEEE), Jan 2003. 
The definitive version is available at https://doi.org/10.1109/IEMDC.2003.1211314 
This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been 
accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized 
administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including 
reproduction for redistribution requires the permission of the copyright holder. For more information, please 
contact scholarsmine@mst.edu. 
A Unique Fault-Tolerant Design for Flying Capacitor Multilevel Inverters 
X. Kou, Student Member IEEE, K.A. Corzine, Member IEEE, Y. Familiant, Student Member IEEE 
Department of Electrical Engineering 
University of Wisconsin - Milwaukee 
3200 N. Cramer Street 
Milwaukee, WI 53211, USA 
Abslmcl - This paper presents a unique design for flying 
capacitor type multilevel inverters with fault-tolerant features. 
FCMI, which present fault-tolerkt solutions by scarifying 
some of the convertine levels when a fault occurs. This naoer 
W e n  a single-switeh fault per phase occurs, the new design can 
the fault power semiconductors and recontignring the gate 
controls. The most attractive point of the proposed design is that 
it esll undemke the single-switch fault per phase 
s d f v i m  wwer convertim This mper will dm &.us 
will present a unique-solution for the &level fault-tolerant 
levels even under single-switch fault per phase conditions. 
Compared to ", FCMI topology has more switching 
State redundancy per voltage converting level and the large 
still provide the -e number of converting levels by shorting multilevel inverter which keep convedng 
~ -. - _  . 
the capacitor balancing approad under fa&.conditiom, which 
is an essential part of controlling flying capacitor type multilevel 
inverters. Suggested fault diagnosing methods are also discussed 
in this paper. Computer simulation and lab results validate the 
number of redundant voltage levels allows extra opportunities 
for capacitor voltage balancing [7]. Therefore. the FCMI 
topology is adopted in this fault-tolerant design. 
propogd iontrols. 
Keywords: Fault-tolerant, multilevel inverter, multilevel 
converter, nying capadtor, capacitor balancing. 
I. INTRODIJCTTON 
The heart of many modem dclac inverter designs include 
multilevel concept, which improves the power quality by 
inserting a number of small voltage steps in the line-to- 
gmund voltages. Lower losses and improved EMC are 
additional benefits of multi-level converters [1-7]. The main 
disadvantage of multilevel converters is that they require 
more power semiconductors. Most studies on multilevel 
inverters are focused on the topology and control aspects, 
with some focus on fault-tolerance [8-12]. Fault-tolerance is 
an important area considering reduction of downtime in 
industrial processes and survivability of Naval ship 
propulsion systems. When typical two-level inverters are 
applied to a safety-critical system, duplex or even triplex 
redundant models can he used to handle the fault situation. 
However, this can be an impractical solution for most 
multilevel inverters due to cost and size concerns. 
Nevertheless, redundancy, which can he viewed from several 
different aspects, is still the CNX in designing fault-tolerant 
systems. Even though providing duplex or triplex redundant 
multilevel converter models is not an ideal solution, another 
type of redundancy, topology configuration redundancy, 
highlights a direction for designing the multilevel inverter 
system with fault-tolerant features. A multilevel inverter 
system has this type of redundancy available if its topology 
has several different switching configurations for generating 
the same numbers of line-to-ground voltage levels. The 
diode-clamped multilevel inverter (DCMI) (1.21 and the 
flying capacitor multilevel inverter (FCMI) [3,4] are two of 
the most popular multilevel inverter topologies. References 
[8-121 discuss the fault-tolerant features of the DCMI and 
U. 3-CELL 4-LEVEL FCMI TOPOLOGY REVIEW AND ITS 
TOPOLOGY REDUNDANCY 
Fig. 1 shows the per phase topology of a 3-cell 4-level 




vq = L v d c ,  s, =0,1, ... 3 3 
where x represents the phase a, b or c, and s, represents the 
phase switching states selected by the gating signals. The 
line-to-neutral voltages are given by [I31 
2 -1 -1 IJng [:]=:[I; :, ;I.[::] (2 )  
The conventional m-cell FCMI topology [2], where each cell 
includes one dc source and one pair of complementary 
switches, sets dc voltages to: 
(3) 
i 
v m  =-v &, (i = 1.2, ... m) 
m 
This voltage setting yields n = m + 1 line-to-gound voltage 
levels. Specifically, the 3-cell FCMl as shown in Fig. 1 sets 
dc voltage ratio as v,~ : vn : vx3 = 1 : 2 : 3, which yields four 
line-to-ground voltage levels. Recent research shows that 
different line-to-gound levels may be obtained by varying 
the dc link voltage ratio settings. A new full binary 
combination scheme (FBCS) is reported in [4], which covers 
the maximum switching state combinations thus generating 
more converting levels. FBCS 1 sets dc voltages to 
(4) 
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TABLE 1. 
TWOCELL~-LEVEL FBCS INVERTER 
TABLE 11 
1 - % T,, v3=vdC 
8 
Fig 1.3-cell 4-level flying capacitor topology 
Fig 2.2-cell 4-level floating voltage source 
inverter topalogy 
FBCSZ sets DC voltages to: 
( 5 )  
Both FBCS 1 and FBCS 2 result in 2"' levels of vsB. 
According to FBCS, a 2-cell FCMI as shown in Fig. 2 can 
generate four line-to-ground voltage convening levels either 
by setting the voltage ratio to vI1 : v,2 = 1 : 3 (FBCS 1) or 2 : 
3 (FBCS 2). Table I shows the switching states and the 
related line-to-ground voltage converting levels. Note that the 
3-cell 4-level FCMI topology as shown in Fig. Ib  actually 
includes the 2-cell 4-level FBCS topologies. Suppose that the 
capacitors are balanced, when one takes the uXz dc branch out 
from the 3-cell topology and forces Trl and Tr2 open or closed 
together, it will be identical to the topology shown in Fig. 2 
with v,, : vX2 = 1 : 3. Similarly, if one takes the vxl dc branch 
out from the 3-cell topology and force T2 and 7, open or 
closed synchronously, it will be identical to the topology 
shown in Fig. 2 with vZl : v,z = 2 : 3. The 2-cell FBCS 
configurations can be treated as the topology configuration 
redundancies of the conventional 3-cell FCMI. This new 
discovery has a very special meaning to the fault-tolerant 
design of the 3-cell 4-level multilevel inverter. 
0 )  Trl fault b) Tf i  fault 
e )  Tz3 fault Tx1 fault 
e) Tx2 fault JJ Fd fadt 
fault switch $) switch is 
is bypassed forced close switch 
Fig 3. The 3-cell flying capacitor mdtilevel inverter 
elreuioy reeonfgumtion under single switch fault conditions 
.)- healthy 
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When single switch fault happens, if one can 
reconfigure the switching connections and gate controls so 
as to acquire an equivalent 2-cell FBCS topology as well 
as the effective capacitor balancing approach, then the 
inverter can always provide four line-to-ground voltage 
levels. This paper will present such a fault-tolerant inverter 
design which may provide four consistent line-to-ground 
converting levels even under single-switch-per-phase fault 
situation. For clarity, Section Ill will focus on the discussion 
of the circuitry reconfiguration under fault conditions with 
the assumption that the dc capacitor voltages have no 
balancing problem. Section IV will release the assumption for 
discussing the dc capacitor voltage balancing approach and 
related controls. Computer simulation studies and lab 
validation are included in Sections V and VI, respectively. 
In. FAULT ANALYSIS FOR THE 3-CELL 4-LEVEL FcMI 
A. Single Switch Faulrs 
The 3-cell FCMI topology, as shown in Fig. 1, includes 
three pairs of complementary power semiconductors in each 
phase. No matter which semiconductor is faulted, it is 
always possible to reconIigure the inverter topology to 
make it work as a 2-cell FBCS inverter, which can still 
guarantee four line-to-ground converting levels. For instance, 
when a TxI fault is detected, one may bypass the fault 
semiconductor Tx, and force cl to he closed, and at the 
same time separate the vr2 branch from the main circui!iy. 
Then equivalently, vXl branch, v, branch, Tz2 , Tx,,  Tx, and c3 form a 2-cell 4-level FBCS inverter phase leg. This 
inverter will work under the configuration of two healthy 3- 
cell FCMI phase legs and one equivalent 2-cell FBCS phase 
leg, which can still provide four voltage-converting levels. 
Table U lists the related actions taken under the different fault 
cases. Fig. 3 shows all the possible circuitry configurations 
for the six single-switch-fault cases per phase. 
B. Multiple Switch Faults 
If more than one switch is faulted in the same phase, it may 
be impossible to reconfigure the circuitry to work as a 2-cell 
FBCS inverter. Therefore, the method discussed in part A of 
this Section is no longer effective. However, if the faults are 
distributed in the three different phases and the maximum 
number of faulty switches per phase is one, then it is still 
possible to have the inverter provide four line-to-ground 
converting levels by configuring the related fault phases to 
the FBCS structure. For example, if T., and Tb3 are faulted, 
one can reconfigure phase a as FBCS I ,  phase b as FBCS 2, 
and keep phase cas a normal 3-cell phase leg. 
- 
IV. THE 4-LEVEL FCMI FAULT OLERANCE DESIGN 
Fault Type And Fault Switch Handling A. 
IGBTs have been widely used in power converter system 
due to the relatively high rated voltages and switching 
frequencies. Most commercial IGBT modules are also 
integrated with a shunt diode for undertaking the free- 
wheeling current. The fault type of the IGBTs can either be 
an open circuit fault or a short circuit fault. When a fault 
happens, it is suggested that the fault device is bypassed by 
adding additional SCRs in parallel to the power 
semiconductors. Fig. 4 shows the proposed structures. Once a 
fault is detected, the related SCRs can be gated on to short the 
fault semiconductor so that it will not be involved in the 
FBCS configurations. When the structure in Fig. 4b is 
adopted for handling both the IGBT and diode fault cases, the 
total number of semiconductors will be the same as the 
utilization of a redundant converter for fault tolerance 
purposes. However, It is not necessary for the SCRs to be 
high frequency devices, therefore, the cost can be lower than 
using two redundant converters. In this paper, only the IGBT 
faults are considered and the structure as in Fig. 4a is 
adopted. 
a). IGBTfaulr b). JGBTor diode 
handline circuit fault handling circuit 
Fig. 4. Suggested power w i t c h  modules for fault handling. 
B. 
The main circuitry of the proposed fault-tolerant inverter 
design is shown in Fig. 5, which can keep consistent line-tc- 
ground voltage convening levels even when a single-switch- 
fault per phase occurs. In each phase, two more switches, 
Tdrlr and TdCk are added to the dc branch, which will be used 
to disconnect the related dc branch when a fault occurs. Since 
these two switches are not operated as frequently as the other 
power semiconductors, they can be mated as fault-free 
devices in this fault-tolerant design. As discussed in Section 
m, this design can either work under normal 3-cell 4-level 
FCMI operation mode or the single-switch-fault per phase 
operation mode by properly configuring the semiconductors. 
Figure 6 gives the general control diagram for the proposed 
design. It can be seen that both three-phase joint redundant 
states selector (Joint RSS) and per phase redundant states 
selector (x-phase RSS) are utilized in the fault-tolerant 
control for maintaining balanced capacitor voltages. Detailed 
discussions about the RSS controls can be found in the 
consecutive pan of this Section. 
Geneml S m  ofthe Fault-Tolenmf Design 
C. MaiuCntion Techniques 
The goal of the modulation technique is to contml the 
gating signals so that power semiconductors switch odoff as 
desired. The gating signals are directly related to the 
switching states (or levels) s,. A voltage-source duty-cycle 
modulation method, which is adopted in this design, has been 
presented in [5 ] .  This method is discrete in nature and is 
suitable for digital signal processor (DSP) implementation. 
Alternatively, the multi-level sine-triangle modulation 
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method [6] may also be used to generate the switching states 
s,. Fig. I demonstrates the sine-triangle modulation process. 
Since the proposed design features providing four converting 
levels under both fault-free and single-switch-fault per phase 
modes, four switching states need to be guaranteed. 
D. Fault Free Opemtion and the P e r - P h e  Redrmdonry 
As can be seen from Fig. 4, no additional circuitry is added 
to balance the dc link capacitors; therefore, the capacitor 
balancing approach is the Linchpin of this fault-tolerant 
design. One of the most important advantages of FCMI 
topology is that large numbers of redundant switching states 
are available for generating the same line-to-line or line-to- 
ground voltage levels. Those redundancies can always be 
considered as the remedy for capacitor balancing under fault 
01 fault-fm situations. Under fault free operation, switches 
TdCh and Th2 are closed and a l l  the SCRs in parallel with the 
IGBTs are in off states. This device will work as a 
conventional 3-cell 4-level FCMI. Although one may utilize 
the large number of 3-phase joint redundant switching states 
to balance the ,capacitors, it needs to be pinted out that the 
unsuitable selection of the joint switching states may limit the 
choice of modulation index, and also increase the control 
complexity. Therefore, one need give priority to the balance 
of the capacitor voltages by using the per-phase line-to- 
ground voltage redundancies, if possible. Table III shows the 
relationship between the per-phase switching states and the 
line-to-gmund voltages. Therein it can be seen that s, = 0 and 
3 have no redundancies available, however, these two states 
do not have the capacitor voltages involved, so there are no 
balancing concerns. When s, = 1 or 2, the capacitor voltages 
are involved so it is possible that a capacitor will be charged 
or discharged under certain conditions. Because there are 
three redundant switching states available for generating the 
same line-to-ground voltage levels, they can be used to 
balance the capacitors. In a practical implementation, sensors 
measure the phase currents and capacitor voltages. An 
analog-to-digital conversion is performed to determine the 
current direction and capacitor imbalance [4]. Let F, denote 
the current direction flag, Fv,, and Fva denote the capacitor 
imbalance flags of phase x. These flags are defined by 
(6) 
Fv,, = (7) 
RSS) can simply bypass the original switching states 
generated by the modulation block and send them to the per- 
phase RSS, when the "Fault Mode" si,wl indicates fault-free 
operation. 
E 
When single switch fault is detected, the SCR in parallel 
with the fault switch is gated on and its complementary 
switch will be gated on dl the time. Meanwhile, switches T, 
or T, in the fault p k x  will be opened to separate the related dc 
link capacitor branch so that the fault phase can be reconfigured 
to work as an FBCS phase leg as described in section III. For 
the faulted phase, each switching state refers to a unique vX8 
level as shown in Table I, and no redundant switching 
Combinations are available in terms of per-phase switching 
states. Therefore, if capacitors are used to form the dc Link 
voltages, there is no direct approach to balance the capacitor 
voltages on a per-phase basis as in the fault-free operation, 
and one has no choice but to use the redundancies of the 
three-phase joint switching states. 
Transforming the a- b- and c-phase stator voltages to the q- 
and d-axis stationary reference frame results in the stator 
voltage vectors plot achievable from the switching states of 
the multilevel inverters. Fig. 8 shows the space vector plot of 
the Clevel FCMI in terms of the three-phase joint switching 
states. Therein, each vector is listed as sa, sbr s,. From Fig. 8, 
one may clearly see the distribution of 3-phase joint 
switching state redundancy. In general, a redundant state may 
be found for a given switching state by incrementing or 
decrementing the states for aU three phases since this results 
in changing the zero-sequence line-to-ground voltage, which 
does not affect the load voltages. The boundary states are the 
joint states with the highest switching level or the lowest 
switching level in some phases. In Fig. 8, for insrance, the 
redundancies of the switching state (1.2.1) can be found by 
adding 1 to or subtracting 1 from each states so as to achieve 
(0.1,O). (2,3,2), all of which refer to the same space vector. It 
is helpful to defme s,- smn and rd (redundant degree) as 
Three-phase Joint Switching State Redundancy 
The per-phase redundancy selection table can be found from 
Table lV. lo Fig. 6, the joint redundancy states selector (Joint 
Fig. 5. 3-cell &level flying capacitor fault-talerant design 
with capacitor balancing feature (vx, :v,, : Vdc = 1:23) 
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Pig. 6. Connol diagram for the 3-cell 4-level inverter 




SUMMARY OF THE GCODNESS DEGREE FOR "E FAULTY PHASE 





h)  switching stale 
Fig. 7. Four-level sine-niangle modularion technique. 
e; *EA 
0.- 3 :  * 
Fig. 8. Space vector plot of the 3sell Clevel FCMl 
srm. =MAX(s,,s,,s,) (9) 
sm. =MIN(s,,s,,s,) (10) 
r d = n l - ( s ,  -se) (11) 
where the MAX function retums the maximum switching 
state among the three-phase joint switching states s, sb s, and 
the MIN function returns the minimum. The variable nl 
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represents the number of convening levels, which equals 4 in 
this design. The term, redundant degree, is used to represents 
the number of the redundant joint switching states S. sb s ~ ,  
which refer to the same voltage space vector. For example, 
the rd of the joint switching states of s.sbsc (100) is 3,  which 
means two other joint switching states (211). and (322) are 
available for providing the same voltage space vector as 
(100). The single-switch fault per phase can be classified into 
three cases: 
1) Only one phase includes a fault switch. 
2) Two phases each includes a fault switch. 
3 )  All three phases each includes a fault switch. 
For case I ,  suppose T.2 is faulted. The faulty phase a will be 
recontigured as a FE3CSl inverter including only the vnl 
branch. A term goodness degree (gd) can then be used to 
evaluate the capacitor voltage-balancing situation of the 
faulty phase. As can be seen from Fig. 3,  when s. = 0 or 3, 
the dc capacitor voltage val will not be involved in providing 
the Line-teground voltage, therefore there is no capacitor 
charging or discharging concerns and gd,, = 0. When S. = 1, 
Fault free T Fault 
301 e!* 
- .  ~ .~ 
5.00 - 5\03 5.06 
Fig. 9. Simulation waveforms for the 3-cell 4-level invener 
under single-switch-fault m d e  (ignoring fault diagnosis time) 
the dc voltage v., will be involved. The desired situation is 
that when vOl is larger than vdJ3 (FVaI = l), the current i, is 
positive (FE,, = 1 j so as to discharge the capacitor, and when 
v,,~ is lower than vJ3 (FL,aI = 0), the current i, is negative ( F ,  
= 1) so as to charge the capacitor. The goodness degree gd. = 
1 will be set for the most desired case. If the capacitor is 
involved but it is not the desired case, gd, = -1. Similarly, one 
can set the goodness degree for S. = 2. Let s, denote the 
switching state of the faulty phase, Table V summaries the 
goodness degree settings for the faulty phasef. For capacitor 
balancing purposes, the final selection of the joint redundant 
switching states ends up with the determination of the joint 
switching state that has the highest goodness degee. It should 
be pointed out that although the 3-phase joint switching state 
redundancies have to be used to balance capacitor voltage of 
the faulty phase, two healthy phase legs do exist and it is still 
possible to utilize the per phase redundancy to balance the 
healthy phases. Therefore, when the single switch fault 
occurs, the capacitor balancing approach can be divided into 
two stages, Joint switching state redundancy selection stage 
Fig. 10. Simulation waveforms for the 3-ceU &level 
invmter under multiple-switch-fault mode 
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and per-phase switching state redundancy selection stage as 
shown in Fig. 6. The Joint RSS will first find a joint 
redundant state that has the highest goodness degree for the 
faulty phase, then send it into the per phase RSS for further 
processing. For the fault phase f, the per-phase RSS will be 
inactive and the switching state acquired from the joint RSS 
will be used since there is no per phase redundancy available 
for FBCS configurations. For the healthy phases, the per- 
phase RSS will balance the capacitor voltages. 
For case 2 where two phases have faulty switches, the joint 
redundancy selection process is similar to that of case 1 
except that the switching states will be determined by the 
summarized goodness degree of the two faulty phases and 
only one healthy phase is processed by the per phase RSS. 
For case 3, all phases include single-switch-fault per phase; 
therefore the selection of the joint switching states will be 
based on the total goodness degree 
d m m r  = gd/a + @/a + gd/c (12) 
and all of the three per phase RSS will be bypassed. It also 
needs to be pointed out that the choice of the modulation 
index is limited by the load characteristics and available 
switching redundancies. Choosing a modulation index value 
beyond the limit might deteriorate the balance of the 
capacitor voltages. Generally, highly inductive load may 
undertake higher modulation index, and the more the number 
of fault switches is, the lower the modulation index can be. 
F. Fault Diagnosis 
Many commercial gate drives have over-cucrent or over- 
voltage protection capabilities, which could he used to 
identify a faulty switch. When an over-current or over- 
voltage presents, the gate drives will stop all control signal 
channels to protect the IGBTs. If the inverter device is shut 
down by the gate drives, testing signals can be assigned to 
control signal channels and by measuring the cnrrents and 
voltage drops cross the IGBTs, it is possible to recognize the 
faulted switches. The fault diagnosis technique for a 3-cell 4- 
level FCMI i n d u c e d  in [lo] can be a useful reference to 
interested readers. The diversity of multilevel inverter 
structures leaves the fault diagnosis issue an open area for 
further studies. 
v. COMPUTER SIMULATION 
A computer simulation model with a three-phase R-L load 
has been created to verify the proposed design. The input DC 
voltage is 375V and the AC main frequency is 60Hz. Fig. 9 
shows the fault-free and single-phase-fault performance. It 
can be seen that the per-phase capacitor balancing method 
works effectively for generating four line-to-ground voltage 
levels under fault-free mode. When Ta3 fault occurs, the 
inverter can still provide four line-to-ground voltage levels 
and the capacitor voltages can still be balanced by using the 
joint RSS and per-phase RSS. The modulation index used in 
the study of Fig. 9 was 1.0 and this was found to be the 
maximum in order to maintain capacitor balance under 
single-switch-fault operation. It needs to be mentioned that 
under fault-free operation, the modulation index can be set to 
the maximum limit considering the third harmonics injection 
[ 5 ] .  Fig. 10 shows inverter performance of the double-switch- 
fault and triple-switch-fault cases. The modulation index for 
the fault-free case is set to 1.0, and it is lowered down to 0.7 
when double- or triple-switch-fault occurs, so as to keep the 
capacitor voltages balanced around their desired values. 
Figures 9, IO verify that the proposed design can provide four 
consistent line-to-ground levels even when the single-switch- 
fault per phase occurs. The two-stage capacitor balancing 
method, the per-phase RSS and the goodness degree based 
three-phase joint RSS successfully synthesize the dc Link 
capacitor voltages. 
fault free T-, fault 
AI% 7 I 
I 
Fig. 11. Experimenlal result 
-30 1 




Fig. 12. Filtered experimental results 
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VI. LAB VALIDATION 
To verify the proposed fault-tolerant inverter design for 
single-switch fault, a laboratory 3-cell 4-level FCMI 
prototype has been established to drive a 3.7KW induction 
motor load, where the dc input voltage is 330V and the ac 
main frequency is set to 6OHz. The inverter modulation was 
accomplished using a CPLD with a PWM pattem pre- 
programmed, which has a switching frequency of 1 O H z  and 
a modulation index of 1 .O. 
In this lab study, the inverter is switched from the fault-free 
mode to the single-switch-fault mode immediately after Tot is 
shorted. Fig: I1 shows the related waveforms. As can be 
seen, four line-to-ground voltage-converting levels are 
generated under both fault-free and single-switch-fault 
situations. Although the line-to-ground voltage shape looks 
different, the joint RSS takes effect when Tat is faulted and 
the line-to-line voltages show consistent performance for 
both fault-free "d single-switch-fault cases. Fig. 12 shows 
the fdtered version of the line-to-ground voltages and line-to- 
line voltage. It can he seen that in fault free mode, the line-to- 
ground voltage shows the shape of the third harmonic 
injection. When the To, fault happens, the three-phase joint 
redundancy selector takes effect, which leads to a clear and 
sinusoidal line-to-line voltage waveform under both fault and 
fault-free mode. The low-frequency harmonics in the current 
waveform in Fig. 11 are due to the induction motor non- 
Linearity. It can be seen that the experimental results match 
the simulation results shown in Fig. 9. 
W. CONCLUSION 
This paper has presented novel fault-tolerant design for 
multilevel inverters. Instead of scarifying some of the tine-to- 
ground voltage convening levels, the proposed design can 
guarantee consistent line-to-ground converting levels when a 
single-switch-fault per phase occurs. This fault-tolerant 
design tightly relates to the discussion of the following 
conceptions: 1). The reconfiguration of the original inverter 
circuitry by utilizing its FBCS topology configuration 
redundancy; 2) the per-phase switching state redundancy 
selection rules; 3) the goodness degree based three-phase 
joint switching state redundancy selection rules. Computer 
simulation and experimental results have been presented to 
verify the proposed design. 
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